



Edition 4.0 2025-09

ISBN 978-2-8327-0705-0

INTERNATIONAL STANDARD

Semiconductor devices -

Part 6: Discrete devices - Thyristors



THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2025 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Secretariat Tel.: +41 22 919 02 11

3, rue de Varembé info@iec.ch CH-1211 Geneva 20 www.iec.ch

Switzerland About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search -

webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublishedStay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@jec.ch.

IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews, graphical symbols and the glossary. With a subscription you will always have access to up to date content tailored to your needs.

Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 500 terminological entries in English and French, with equivalent terms in 25 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

CONTENTS

F	DREWO	RD	6
1	Scop	e	8
2	Norm	native references	8
3	Term	s and definitions	8
	3.1	General	9
	3.2	Principal voltages	
	3.3	Principal currents	
	3.4	Gate voltages and currents	
	3.5	Power and energy dissipation	13
	3.5.1	Instantaneous power in a whole period of cycle	14
	3.5.2	Average power dissipation	15
	3.5.3	Energy dissipation	17
	3.6	On-state, recovery and other characteristics	18
	3.6.1	On-state characteristics	18
	3.6.2	,	
	3.6.3	Times and rates of rise characteristics gate controlled turn on	20
	3.6.4	~ 0	
	3.6.5	ŭ	
	3.7	Mechanical ratings	
4		r symbols	26
	4.1	General	
	4.2	Additional general subscripts	
	4.3	List of letter symbols	
5	Esse	ntial ratings and characteristics	
	5.1	General	
	5.2	Ratings (limiting values)	
	5.2.1	S ' Sty	29
	5.2.2	Operating ambient, case, heatsink or junction temperature ($T_{\rm a}$, $T_{\rm c}$, $T_{\rm s}$ or $T_{\rm vi}$)	29
	5.2.3		
	5.2.4		
	5.2.5		
	5.2.6		
	5.2.7		
	5.2.8		
	5.3	Characteristics	
	5.3.1	General	37
	5.3.2	On-state voltages	38
	5.3.3	On-state characteristics (where appropriate)	38
	5.3.4	Holding current (I _H)	38
	5.3.5	Latching current (I _L)	39
	5.3.6	Reverse current (I_{R})	39
	5.3.7		
	5.3.8		
	5.3.9	. 5	
	5.5.0	, L	55

	5.3.10	Gate trigger current (I_{GT}) and gate trigger voltage (V_{GT})	39
	5.3.11	Gate non-trigger voltage ($V_{\rm GD}$) and gate non-trigger current ($I_{\rm GD}$)	40
	5.3.12	Sustaining gate current (I_{FGsus}) (for turn-off thyristors only)	40
	5.3.13	Peak turn-off gate current (I_{RGQM}) (for turn-off thyristors only)	41
	5.3.14	Peak tail current (I _{ZM}) (for turn-off thyristors only)	41
	5.3.15	Characteristic time intervals	
	5.3.16	Reverse conducting voltage ($V_{\rm RC}$) (for reverse conducting thyristor)	43
	5.3.17	Power and energy dissipation	43
	5.3.18	Reverse recovery characteristics (where appropriate)	
	5.3.19	Thermal resistance	
c	5.3.20	Transient thermal impedance	
6		ng methods	
		neralification of ratings (limiting values)	
	6.2.1	Non-repetitive peak reverse voltage (V_{RSM})	
	6.2.2	Non-repetitive peak off-state voltage (V_{DSM})	
	6.2.3	Non-repetitive surge on-state current (I_{TSM})	
	6.2.4	On-state current ratings of fast switching thyristor	
	6.2.5	Critical rate of rise of on-state current (di/dt_{cr})	
	6.2.6	Peak case non-rupture current (I_{RSMC})	
		asuring methods for electrical characteristics	
	6.3.1	On-state voltage (V_{T})	
	6.3.2	Repetitive peak reverse current (I _{RRM})	
	6.3.3	Latching current (<i>I</i> ₁)	
	6.3.4	Holding current (I _H)	
	6.3.5	Off-state current (I _D)	
	6.3.6	Repetitive peak off-state current (I_{DRM})	
	6.3.7	Gate trigger current (I_{GT}) and gate trigger voltage (V_{GT})	
	6.3.8	Gate non-trigger voltage ($V_{\rm GD}$) and gate non-trigger current ($I_{\rm GD}$)	
	6.3.9	Turn-on delay time $(t_{gd} \text{ or } t_d)$ and turn-on time (t_{gt})	
	6.3.10	Circuit commutated turn-off time (t_q)	
	6.3.11	Critical rate of rise of off-state voltage (dv/dt_{cr})	
	6.3.12		
	6.3.13	Critical rate of rise of commutating voltage $(dv_{(com)}/dt_{cr})$ of triac	
		Recovered charge (Q_r) and reverse recovery time (t_{rr})	
	6.3.14	Circuit commutated turn-off time (t_q) of reverse conducting thyristor	
	6.3.15 6.3.16	Turn off behaviour of turn-off thyristors	105
	0.3.10	Total energy dissipation in a whole period of cycle (for fast switching thyristor)	108
	6.4 Mea	asuring methods for thermal properties	
	6.4.1	General	
	6.4.2	Measurement of the case temperature (T_c)	109
	6.4.3	Measuring methods for thermal resistance ($R_{\rm th}$) and transient thermal impedance ($Z_{\rm th}(t)$)	109

6.4.4	Measurement for thermal resistance and transient thermal impedance (Method A)	110
6.4.5		
6.4.6		
	(Method C, for turn-off thyristors only)	
6.4.7	,	
7 Requ	irements for type tests, routine tests, endurance tests and marking	
7.1	Type tests	134
7.2	Routine tests	
7.3	Endurance tests	
7.3.1		
7.3.2		
7.3.3 7.3.4	Acceptance-defining characteristics and acceptance criteria for	
7.3.5	, , , , , , , , , , , , , , , , , , ,	
7.4	reliability tests	
7.4 7.5	Measuring and test methods	
	Markingbly	
Dibliograp	//iiy	130
Figure 1 -	- Peak values of on-state currents	11
Figure 2 - period of	- Partial power (dissipation) of reverse blocking triode thyristor in a whole cycle	14
	- Components of dynamic on-state energy dissipation of reverse blocking ristor in forward state	17
-	- Reverse recovery time of reverse blocking triode thyristor	
_	- Off-state recovery time of reverse conducting triode thyristor	
•	- Circuit commutated turn-off time	
•	- Gate controlled turn-on time	
•	- Gate controlled turn-off time of turn-off thyristor	
_	- Recovered charge	
_	 Peak sinusoidal currents and typical waveform at higher frequencies 	
_	 Peak trapezoidal currents and typical waveform at higher frequencies 	
Figure 12	- Application of gate voltages for thyristors	36
Figure 13	- Forward gate voltage versus forward gate current	40
	Examples of current and voltage waveform during turn off of thyristor ious circuit conditions	42
	$-$ Curves with total energy dissipation E_{p} as parameter and sinusoidal ulse	44
-	– Curves with total energy dissipation E_{p} as parameter and trapezoidal	
	Ilse	44
	– Recovered charge $Q_{\rm r}$, peak reverse recovery current $I_{\rm rrm}$ and reverse time $t_{\rm rr}$ (idealized characteristics)	46
•	- Circuit diagram for verification of non-repetitive peak reverse voltage	
_	- Circuit diagram for verification of non-repetitive peak off-state voltage	
Figure 20	 Circuit diagram for verification of non-repetitive surge on-state current 3 	50

Figure 21 – Basic circuit diagram and test waveform for verification of sinusoidal on- state current with reverse voltage applied	53
Figure 22 – Extended circuit diagram for verification of sinusoidal on-state current with reverse voltage applied	54
Figure 23 – Basic circuit diagram and test waveform for verification of sinusoidal onstate current with reverse voltage suppressed	56
Figure 25 – Basic circuit diagram and test waveform for verification of trapezoidal onstate current with reverse voltage applied	61
Figure 26 – Basic circuit diagram and test waveform for verification of trapezoidal onstate current with reverse voltage suppressed	63
Figure 27 – Circuit diagram for verification of critical rate of rise of on-state current	66
Figure 28 – On-state current waveform for critical rate of rise of on-state current	67
Figure 29 – Circuit diagram for verification of peak case non-rupture current	69
Figure 30 – Waveform of reverse current through thyristor	69
Figure 31 – Circuit diagram for measurement of on-state voltage (DC method)	71
Figure 32 – Circuit diagram for measurement of on-state voltage (oscilloscope method)	72
Figure 33 – Graphic representation of on-state voltage versus current characteristic (oscilloscope method)	72
Figure 34 – Circuit diagram for measurement of on-state voltage (pulse method)	73
Figure 35 – Circuit diagram for measurement of peak reverse current	74
Figure 36 – Circuit diagram for measurement of latching current	
Figure 37 – Waveform of latching current	77
Figure 38 – Circuit diagram for measurement of holding current	77
Figure 39 – Circuit diagram for measurement of off-state current (DC method)	
Figure 40 – Circuit diagram for measurement of peak off-state current	80
Figure 41 – Circuit diagram for measurement of gate trigger current and voltage	81
Figure 42 – Circuit diagram for measurement of gate non-trigger voltage and current	82
Figure 43 – Circuit diagram for measurement of turn-on delay time and turn-on time	84
Figure 44 – On-state current waveform of thyristor	85
Figure 45 – Turn-on waveform of thyristor	86
Figure 46 – Turn-off waveform of thyristor	87
Figure 47 – Basic circuit diagram for measurement of circuit commutated turn-off time	88
Figure 48 – Circuit diagram for measurement of critical rate of rise of off-state voltage	89
Figure 49 – Waveform of linear rate of rise of off-state voltage	89
Figure 50 – Waveform of exponential rate of rise of off-state voltage	90
Figure 51 – Circuit diagram for measurement of critical rate of rise of commutating voltage of low current triac	92
Figure 52 – Waveform during commutation of low current triac	93
Figure 53 – Circuit diagram for measurement of critical rate of rise of commutating voltage of high current triac	94
Figure 54 – Waveform for measurement of critical rate of rise of commutating voltage of high current triac with high and low di/dt	96
Figure 55 – Circuit diagram for measurement of recovered charge and reverse recovery time (half sinusoidal waveform method)	98
Figure 56 – Current waveform through thyristor for measurement of recovered charge and reverse recovery time (half sinusoidal waveform method)	99

Figure 57 – Circuit diagram for measurement of recovered charge and reverse recover time (rectangular waveform method)	101
Figure 58 – Current waveform through thyristor for measurement of recovered charge and reverse recover time (rectangular waveform method)	101
Figure 59 – Circuit diagram for measurement of circuit commutated turn-off time of reverse conducting thyristor	103
Figure 60 – Current and voltage waveforms of circuit commutated turn-off time of reverse conducting thyristor	104
Figure 61 – Circuit diagram for measurement of turn off behaviour of turn-off thyristors	106
Figure 63 – Basic circuit diagram for measurement of transient thermal impedance (Method A)	112
Figure 64 – Superposition of reference current pulse on different heating currents	114
Figure 65 – Waveforms for power dissipation and junction temperature (general case)	115
Figure 66 – Basic circuit diagram for measurement of thermal resistance (Method B)	121
Figure 67 – Waveforms for measurement of thermal resistance (Method B)	122
Figure 68 – Basic circuit diagram for measurement of transient thermal impedance (Method B)	124
Figure 69 – Waveform for measurement of transient thermal impedance (Method B)	125
Figure 70 – Basic circuit diagram for measurement of thermal resistance (Method C)	127
Figure 71 – Waveform for measurement of thermal resistance (Method C)	128
Figure 72 – Waveform for measurement of transient thermal impedance (Method C)	129
Figure 73 – Calibration and measurement arrangement for heat flow method	131
Table 1 – Additional general subscripts	
Table 2 – Principal voltages (anode-cathode voltages)	27
Table 3 – Principal currents (anode currents and cathode currents)	27
Table 4 – Gate voltages and currents	28
Table 5 – Characteristic time intervals	28
Table 6 – Power and energy dissipation	28
Table 7 – Other characteristics	29
Table 8 – Minimum type and routine tests for reverse blocking triode thyristor	135
Table 9 – Conditions for endurance tests	136
Table 10 – Acceptance-defining characteristics after endurance tests	137

INTERNATIONAL ELECTROTECHNICAL COMMISSION

Semiconductor devices - Part 6: Discrete devices - Thyristors

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at https://patents.iec.ch or www.iso.org/patents. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 60747-6 has been prepared by subcommittee 47E: Discrete semiconductor devices, of IEC technical committee 47: Semiconductor devices. It is an International Standard.

This fourth edition cancels and replaces the third edition published in 2016. This edition constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

- a) the terms and definitions for partial thermal resistance junction-to-case and voltages related to ratings and characteristics (properties) have been added;
- b) Clauses 3, 4, 5, 6 and 7 were amended with some deletions of information no longer in use and with some necessary additions.

The text of this International Standard is based on the following documents:

Draft	Report on voting
47E/863/FDIS	47E/865/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

This International Standard is to be used in conjunction with IEC 60747-1:2006 and its Amendment 1:2010.

A list of all parts in the IEC 60747 series, published under the general title *Semiconductor devices*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- · reconfirmed,
- withdrawn, or
- revised.

1 Scope

This part of IEC 60747 specifies product specific standards for terminology, letter symbols, essential ratings and characteristics (properties), measuring and test methods, requirements for type tests, routine tests, endurance tests and marking for the following discrete semiconductor devices:

- reverse blocking triode thyristors;
- reverse conducting (triode) thyristors;
- bidirectional triode thyristors (triacs);
- turn-off thyristors.

If no ambiguity is likely to result, any of the above will be referred to as thyristors.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60050-521, International Electrotechnical Vocabulary (IEV) - Part 521: Semiconductor devices and integrated circuits, available at http://www.electropedia.org

IEC 60747-1:2006, Semiconductor devices - Part 1: General IEC 60747-1:2006/AMD1:2010

IEC 60749-23, Semiconductor devices - Mechanical and climatic test methods - Part 23: High temperature operating life

IEC 60749-25, Semiconductor devices - Mechanical and climatic test methods - Part 25: Temperature cycling

IEC 60749-34, Semiconductor devices - Mechanical and climatic test methods - Part 34: Power cycling